



web-based (simulation OR simulate) IP blocks

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)**Scholar** Results 1 - 10 of about 4,050 for web-based (simulation OR simulate) IP blocks. (0.08 seconds)[Virtual Simulation of Distributed IP-Based Designs - group of 9 »](#)[All articles](#) [Recent articles](#)M Daipasso, A Bogliolo, L Benini - [ieeexplore.ieee.org](#)... the encrypted **simulation** model and **simulate** it in ... Newton, "WELD: An Environment for **Web-Based Electronic Design** ... We chose this **simulation** engine because of the ...[Cited by 25](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)[What is a learning object, technically - group of 6 »](#)A Ip, I Morrison, M Currie - [Proceedings of WebNet, 2001 - deakin.edu.au](#)... **Web-based** role-play **simulation** ... (Linsler, Naidu, & Ip, 1999) As a result of playing out roles in a role play **simulation**, learners are expected to acquire ...[Cited by 13](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#)[Specification and validation of distributed IP-based designs with JavaCAD - group of 12 »](#)M Daipasso, A Bogliolo, L Benini - [Proceedings of the conference on Design, automation and test ...](#), 1999 - [portal.acm.org](#)... the development of networked (or **web-based**) EDA tools ... Our Java-based **simulation** environment, called Java- CAD ... party IP components and **simulate** them together ...[Cited by 17](#) - [Related Articles](#) - [Web Search](#)[Training IP creators and integrators - group of 3 »](#)D Bouldin, S Natarajan, B Levine, C Tan, D Newport - [Microelectronic Systems Education, 1999. MSE'99. IEEE ...](#), 1999 - [ieeexplore.ieee.org](#)... Also, a **web-based** network has been set up to ... namely, the widespread training of IP creators and ... courses which involve logic synthesis and **simulation** using VHDL ...[Cited by 2](#) - [Related Articles](#) - [Web Search](#)[Web-based analysis and distributed IP - group of 7 »](#)PA Wilsey - ... conference on Winter **simulation**: **Simulation**—a bridge to ..., 1999 - [portal.acm.org](#)... that required all participants to model and **simulate** using the ... Page 7. **Web-Based Analysis and Distributed IP** ... Figure 5: Distributed **Simulation** Backplane (BACKPACK ...[Cited by 2](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)[Strategies for the integration of hardware and software IP components in embedded systems-on-chip - group of 6 »](#)FR Wagner, WO Cesario, L Carro, AA Jerraya - [Integration: the VLSI Journal, 2004 - inf.ufrgs.br](#)... Virtual Component Transfer standard of VSIA [1]); and • IP evaluation – a ... testbench and simulating it (eg using a **web-based** co-**simulation** infrastructure ...[Cited by 3](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#)[Web-Based Distributed Object Simulation Framework - group of 3 »](#)A Chan, T Spracklen - [SUMMER COMPUTER SIMULATION CONFERENCE, 1999 - erg.abdn.ac.uk](#)... Society for Computer **Simulation** International (SCS), January 1998. ... and the Internet to develop **Web-Based** Simulations ... neural networks, GSM, TCP/IP, VSAT's ...[Cited by 2](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#) - [BL Direct](#)[Behavioral IP specification and integration framework for high-level design reuse - group of 3 »](#)S Pillement, D Chillet, O Sentieys - [Quality Electronic Design, 2002. Proceedings. International ...](#), 2002 - [ieeexplore.ieee.org](#)... Related works on **Web-based** Framework are focusing on IP selection [12,



simulating IP blocks

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar

Results 1 - 10 of about 18,600 for **simulating IP blocks**. (0.14 seconds)
[Interface-based design - group of 12 »](#)
[All articles](#) [Recent articles](#)

JA Rowson, A Sangiovanni-Vincentelli - Proc. Design Automation Conf, 1997 -

doi.ieeecomputersociety.org

... communication from behavior, we can avoid **simulating** the communication ... The **IP** user could then use a high level ... for interactions between the **blocks** and using ...

Cited by 210 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
[Cost-performance trade-offs in networks on chip: a simulation-based approach - group of 7 »](#)
SG Pestana, E Rijpkema, A Radulescu, K Goossens, ... - Design, Automation and Test in Europe Conference and ..., 2004 - [ieeexplore.ieee.org](#)

... the flexibility to model, develop and **simulate** all parts composing a network on chip (eg routers, network interfaces) and external **IP blocks** connected to it. ...

Cited by 28 - [Related Articles](#) - [Web Search](#)
[Design methodologies for system level IP - group of 10 »](#)
G Martin - Proceedings of the conference on Design, automation and test ..., 1998 - [portal.acm.org](#)

... During such co-**simulation**, if major application problems are found ... Substitution of better programmable HW **IP blocks** (new processors, controllers) or custom HW ...

Cited by 21 - [Related Articles](#) - [Web Search](#)
[Virtual Simulation of Distributed IP-Based Designs - group of 9 »](#)
M Daipasso, A Bogliolo, L Benini - [ieeexplore.ieee.org](#)

... provider. 2,3 Users can instantiate **IP** components from multiple remote providers and seamlessly **simulate** them with proprietary **blocks**. ...

Cited by 25 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
[Programmable Logic IP Cores in SoC Design: Opportunities and Challenges - group of 6 »](#)
SJE Wilton, R Saieh - IEEE Custom Integrated Circuits Conference, 2001 - [ee.ubc.ca](#)

... called cores or intellectual property (**IP**), are obtained ... may include embedded processors, memory **blocks**, or circuits ... errors not detected by **simulation** or it ...

Cited by 29 - [Related Articles](#) - [View as HTML](#) - [Web Search](#) - [BL Direct](#)
[Analyzing on-chip communication in a MPSoC environment - group of 5 »](#)
M Loghi, F Angiolini, D Bertozzi, L Benini, R ... - Design, Automation and Test in Europe Conference and ..., 2004 - [ieeexplore.ieee.org](#)

... Our **simulation** environment proved capable of a detailed comparative analysis between two ... of a complete system consisting of a large number of **IP blocks** on the ...

Cited by 47 - [Related Articles](#) - [Web Search](#)
[StepNP: a system-level exploration platform for network processors - group of 6 »](#)
PG Paulin, C Pilkington, E Bensoudane - Design & Test of Computers, IEEE, 2002 - [ieeexplore.ieee.org](#)

... one master will dominate the **simulation**, and no ... **IP** components modeled in a functional style, with requests and responses referring to data **blocks**, should work ...

Cited by 56 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
[A modular simulation framework for architectural exploration of on-chip interconnection networks - group of 7 »](#)
T Kogel, M Doerper, A Wieferink, R Leupers, G ... - Proceedings of the 1st IEEE/ACM/FIP international ..., 2003 - [portal.acm.org](#)